I. INTRODUCTION

N
EXT generation very large scale integrated (VLSI) circuits will integrate more than several hundred million transistors in an integrated circuit (IC) using the deep sub-micron process technology. These circuits are expected to switch in less than 100 ps, which means that both transistors and interconnects have several 10's of GHz bandwidth [1] - [4] . In such circuits, interconnect lines become one of the crucial design issues for both timing and noise due to its necessity to guarantee the circuit signal integrity at the design stage. As technologies advance, their importance will be more apparent since dominant signal distortions and logic failures will not be due to gates but due to the interconnect lines [5] - [8] . Thus, accurate interconnect characterization and modeling are essential for next generation VLSI circuit design.
IC interconnects have been modeled by using an RC network as a first order approximation, assuming finite RC charging time is a major delay source due to the interconnect lines Publisher Item Identifier S 1521-3323(00)04180-0.
[5], [9] - [13] . The RC model is simple as well as efficient. However, it is inaccurate as the circuit speed increases. That is, the RC charging time is only a part of the signal transient characteristics of IC interconnects. The importance of the inductance effect due to IC interconnects has been reported by many authors [6] , [14] - [16] . To overcome the inaccuracy problem of the RC model, an RLC model has been employed to verify the circuit timing and signal integrity [6] - [8] , [16] . However, the RLC model also has deficiencies in verifying the high-speed signal integrity since the frequency-variant transmission line parameters are not reflected in the RLC model. The waveform distortion and other delay sources due to the skin effect in the interconnect line and the interfacial polarization in the silicon substrate become increasingly important [17] - [19] . Since typical IC interconnects are fabricated on a lossy silicon substrate which operates as an imperfect ground plane, accurate signal variations on the IC interconnects cannot be investigated without considering the aforementioned effects. Early work in the IC interconnect modeling at microwave frequencies examined the microstrip on SiO -Si substrates and three possible modes of signal propagation were described [20] , [21] . Since then, the signal propagation in the transmission lines on semiconductor substrate has been analyzed by using various methods [22] - [25] . However, it is inherently difficult to simultaneously investigate both the silicon substrate effect and frequency-variant transmission line parameters with a circuit model. Due to such difficulties in the on-chip interconnect characterizations, -parameter-based techniques have been employed which can implicitly include all these complicated parametric variations of such lines up to a broad frequency band. There have been many studies on experimental characterization since today's high-speed integrated circuit design requires accurate characterization of IC interconnects in several 10's of GHz frequency range by treating them as transmission lines [26] - [29] . The frequency-variant transmission line parameters of the interconnect line on a SiO -Si substrate were experimentally extracted both in the frequency domain [26] , [29] and in the time domain [27] . Schutt-Aine and Mittra numerically analyzed the lossy transmission line in the time domain by using -parameters [30] . Achar et al. and Verschueren et al. used -parameters for the model order reduction technology [31] , [32] . We concentrate further on the experimental time-domain signal-transient characterization of the IC interconnect by using the -parameters. This paper presents a novel wafer level high-speed signal transient characterization methodology on the IC interconnect which can directly characterize the time domain signal variations by using the measured -parameter data over a wide frequency range. As a result, the signal integrity of the IC interconnects can be experimentally investigated. The technique is demonstrated over a 50 MHz to 20 GHz frequency range using sample test patterns. The experimental test patterns are designed and fabricated by using a 0.35 m complementary metal-oxide-semiconductor (CMOS) process.
Since next generation VLSI circuits are expected to have lower noise margin due to lower power and higher speed operation, much tighter timing skew and noise budget are inevitable [2] , [3] . Thus, it will be necessary for the industry to characterize these interconnect lines directly from measurement and build a representative interconnect characterization database. The paper can be usefully employed to establish an accurate experimental database of the high-speed time-domain signal transients of VLSI interconnects in the wafer level.
The remaining of this paper is organized as follows. First, the signal transient characteristics of IC interconnect transmission lines are formulated by using -parameters. Then, the experimental characterizations with the designed test patterns are shown. Next, comparing the results with those of the widely used RC-and RLC-model of IC interconnects, the new technology-based signal integrity of IC interconnects is discussed. Finally, the paper is summarized and concluded.
II. -PARAMETER-BASED SIGNAL TRANSIENT CHARACTERIZATION AND FORMULATION
In this section, time-domain signal-transient on an IC interconnect is characterized with -parameters. The transmission line characteristics of an IC interconnect line can be mathematically formulated with the Telegrapher's equations which can suitably describe a transmission line by using a propagation constant and a characteristic impedance. They can be represented in terms of per-unit-length (PUL) transmission line parameters. That is, (PUL resistance), (PUL inductance), (PUL conductance), and (PUL capacitance). Thus, once the transmission line parameters are accurately determined, their electrical behaviors can be well predicted.
The telegrapher equations can be presented in the frequency domain as (1) (2) The solutions of the equations in terms of voltage and current in the frequency domain are (3) (4) where is the propagation constant and is the characteristic impedance. The coefficients , , , and can be determined with boundary conditions. The and can be represented with the PUL-transmission line parameters as (5) and (6) respectively. Hence, if the transmission line parameters can be exactly determined, the rigorous physical and mathematical analysis of an interconnect line can be permitted. Therefore, the accurate transmission line parameter determination is substantially important. However, regardless of process variations and nonideal characteristics of them, it is very difficult to accurately determine them since they are all functions of frequency. The difficulties in the characterization of the IC interconnect on SiO -Si substrate are primarily concerned with the complicated silicon substrate effect and frequency-variant transmission line parameters.
Instead of using the frequency-variant RLCG parameters, an interconnect system is newly defined in terms of measured -parameters as shown in Fig. 1 . Since the -parameters can comprise of all the parametric variations concerned with the IC interconnect in a broad frequency band, aforementioned problems can be overcome, thereby investigating the accurate system characteristics. The interconnect system function can be mathematically formulated from (3) and (4) with boundary conditions in the frequency domain as (7) where the reflection coefficients are defined as (8) and (9) The impedances and are denoted as the input source impedance and output load impedance, respectively. The parameter in (7) denotes the line length. Thus, once is determined, the frequency-domain response of the interconnect line can be simply formulated with (10) where is the input signal. The transmission line parameters are given in terms of -parameters by [26] (11) and (12) where denotes the reference impedance of the -parameter measurement system. Thus (7) can be characterized in the frequency domain once the -parameters are acquired. Note that all the -parameters are functions of frequency. That is,
. Thus, the measured -parameters implicitly include all the frequency-variant transmission line characteristics. Since the -parameter-based system function is of discrete value at each measurement point, the transfer function between the measured frequency points can be approximately interpolated as for (13) where and are the th and th measurement frequency points. The constant in (13) can be determined as (14) In addition, since the -parameter data are acquired at finite frequency points (200 measurement points for our experiments) that is within a finite frequency band (50 MHz to 20 GHz for our experiments), the low frequency data below 50 MHz and the high frequency data above 20 GHz are extrapolated from the measured data. Finally, in order to completely characterize the frequency domain response of (10), the input function should also be formulated in the frequency domain. The input pulse of with both rise time ( ) and fall time ( ) can be mathematically formulated in the frequency domain as -delayed step pulses as [34] where is the magnitude of the pulse. Thus, combining (11)- (15) , the frequency domain response can be represented with the -parameters. As a result, the time domain response of (10) can be directly yielded by the inverse transform of (10) into the time domain. That is, without the transmission line parameter extraction step, the time-domain signal transients can be directly determined. 
III. EXPERIMENTS AND CHARACTERIZATIONS
The -parameter measurement technique is extremely stable as well as accurate up to a very high-frequency. Moreover, it is very easy as well as accurate to de-embed the pad parasitic for on-wafer characterization. In order to measure the -parameters of the interconnects in the wafer level, test Fig. 3 . In addition to these patterns, the open pads for de-embedding were also fabricated in the same wafer (see Fig. 2 ). The -parameter data of the test patterns were acquired over the frequency range of 50 MHz to 20 GHz with 200 measurement frequency points. Then the pad parasitics were de-embedded using a -parameter-based technique [33] . As an example, the measured -parameters and de-embedded -parameters for a 1 m line width are shown in Fig. 4 . The R and C values for the constant RC-based model were measured with the HP4725 Impedance Analyzer on 1 KHz. The L values for RLC-based model were measured with the -parameter-based technique [26] . Further, the capacitance and inductance for the test patterns were also calculated by using commercial field-solvers [35] , [36] . The resistances, capacitances, and inductances for the test patterns are summarized in Table I .
The propagation constant and characteristic impedance can be directly extracted from the measured -parameters by using (11) and (12), followed by the interconnect system function of (7) . A test circuit is defined as shown in Fig. 5 , where the load capacitance is 0.1 pF. Then the -parameter-based time domain signal transients on the interconnect lines can be readily obtained from (10) . Alternatively, SPICE simulation using the RCand RLC-model with the parameters of Table I was also performed with the segmented ladder network as shown in Fig. 6 which can approximately represent the distributed circuits with the lumped ladder circuit model. All the lines are segmented with ten lumped sections which can suitably represent the resistive-distributed transmission lines [37] . The -parameter-measurement-based output responses for different line widths are compared with the constant RC-and RLC-measurement-based SPICE simulation in Fig. 7 . The -parameter-based signal responses show much faster rise time than those of the RC-or RLC-based data. Moreover, their waveshapes are considerably different from the -parameter-based signal transients. Even for a high resistive line (i.e., narrow line) with which overshoots can be suppressed, the delay of the RC model shows large discrepancy with the -parameter-based method. These are primarily due to the silicon substrate effect and frequency-variant transmission line parameters which have been normally neglected for on-chip signal integrity analysis. The substrate effect is increasingly important for today's silicon-based high-speed integrated circuits. In many critical paths such as in clock distribution networks, thick and wide lines are used to reduce line resistance. This is primarily because the resistance has a more dominant influence upon the signal delay than the capacitance. However, such a simple design scheme may result in a catastrophic design failure since the inductance effect of the low resistive line is crucial. This fact can be clearly understood from Fig. 8 . The large ringing (i.e., oscillation) due to the inductance results in a large settling time delay. Obviously, the interconnect models without considering the silicon substrate effect and frequency-variant transmission line characteristics may not be exact enough to meet the timing budget as well as noise margin concerned with today's high-performance VLSI circuits or next generation VLSI circuits. These are further discussed in Section IV in more detail.
IV. RESULTS AND DISCUSSIONS BASED ON THE -PARAMETER-BASED TECHNIQUE
A. IC Interconnect Parameter Variations
In today's silicon-based VLSI circuits, the signal propagation on interconnects on standard IC substrates exhibits a slow wave mode at low frequencies. However, it exhibits a quasi-TEM mode as frequency is increased [21] . The strong interfacial polarization due to the mobile charges within the silicon substrate occurs in the slow wave mode. Due to the interfacial polarization, the electric field cannot penetrate the silicon substrate at low frequencies. That is, the mobile charges in the interface between the oxide layer and the silicon layer can screen out the electric field. In contrast, there exist strong magnetic flux linkages due to the interfacial charge variations within the silicon substrate. This physical phenomenon can be interpreted in terms of the magnetic field penetration. That is, the magnetic field can penetrate both the oxide layer and silicon substrate. Therefore, the interlinked magnetic flux due to interfacial polariza- tion charge variations in the silicon substrate must be included for the inductance determination. Shibata and Sano [24] numerically estimated the magnetic power along the silicon substrate in the coplanar MIS (metal-insulator-semicondutor) structure similar to our test patterns. Furthermore, they showed that most of magnetic energy is confined within a depth " " from the silicon surface which is given by (16) where is the spacing between the signal line and ground line in a coplanar structure and is a signal line width (see Fig. 2 ). Thus, introducing the result, an empirical inductance formulae of a silicon-based IC interconnect can be used to determine the inductance [18] . It is given by (17) The inductance values using (17) are determined in the low frequency region for the test patterns and compared with the measured values in Fig. 9 , taking the substrate effect into account. The expression has a good agreement with the experimental value within approximately 10% error as shown in Fig. 9 . In (17), although " " is less than the silicon substrate thickness, it is much thicker than the oxide thickness. Thus, the inductance of the interconnect line with SiO -Si substrate become so large that it may have a substantial effect on the today's high-speed digital circuit performance. In addition, the capacitance at low frequency becomes effectively reduced at high frequency since the propagation mode changes from the slow wave mode to the dielectric-quasi-TEM mode [21] . The resistance is increased as the frequency increases due to the skin effect [18] , [29] . The conductance is increased since the dielectric loss in the silicon substrate is increased as the frequency increases [18] , [29] . Consequently, all the transmission line parameters are fundamentally frequency-variant. However, since all the parametric variations of the transmission line with the frequency and silicon substrate characteristics are complicatedly entangled, the signal variations on the interconnect line cannot be simply described. The -parameter-based signal transients can implicitly include all these parametric variations. Whereas the RC-or RLC-model do not accurately reflect these physical phenomena. 
B. Signal Delays and Distortions
The RC delay for the circuit of Fig. 6(a) can be readily estimated with the Elmore delay model which is widely used as a first order interconnect timing verification model. The Elmore-delay of 50% and 90% are given by [9] , [10] respectively. The signal delays for different line width are shown in Fig. 10 by varying the line width. The signal delay of RC model for the 10 m width line approximately shows the difference of 100 ps using the -parameter-based method. However, even for a large resistive line (i.e., no oscillation case), the RC-model does not accurately estimate the high-speed signal delay. The RLC-model of Fig. 6 (b) more accurately estimate the delay than the RC-model. Nonetheless, the signal transient waveshapes of both RC-and RLC-model do not agree with those of the -parameter-based signal transients. Even with the measured RLC values, is it not adequate enough to accurately estimate the signal integrity of the interconnect line. Although the RLC-based signal transient characterization is much better than the RC-based one from the delay point of view, the RLCbased signal integrity verification may still lead to serious problems.
From the signal integrity point of view, the range of the line length in which inductance effects are significant in digital circuits can be approximately determined by combining transmission line characteristics with the lumped RLC circuit model as [16] Accordingly, (21) becomes (23) This is very close to the -parameter-based signal transient responses as shown in Fig. 11 . Further, using (17) and (23) , the region in which inductance effect is significant can be represented with a line length and a rise time as shown in Fig. 13 . Clearly, the inductance effect is much more serious when both line resistance and switching time is small as shown in Fig. 13 . This means that future interconnect lines such as a copper interconnect line and high aspect ratio ( ) line may lead to a more serious problem than today's interconnect lines.
V. CONCLUSION
A new -parameter-based high-speed signal transient characterization technique of VLSI interconnects was presented. The system response was formulated as a function of -parameters in the frequency domain. Then, the time domain waveform was directly determined by inverse transform. Since the -parameters can include the frequency-variant transmission line characteristics and the silicon substrate effect in a broad frequency band, the signal variations due to the frequency-variant transmission line characteristics and silicon substrate effect can be accurately characterized with our proposed method.
In order to demonstrate the methodology, the test patterns were designed and fabricated with 0.35 m CMOS process. The time-domain signal transients for the test patterns were characterized by using the -parameters of the frequency range of 50 MHz to 20 GHz. With this experimental work, it is demonstrated that the time-domain signal transients on IC interconnects can be accurately characterized by taking the silicon substrate effect and frequency-variant parameter characteristics into account. In contrast, IC interconnect models without considering the effects may not be exact enough to meet the timing budget as well as noise margin concerned with today's high-performance VLSI circuits or next generation VLSI circuits.
The paper can be used to establish an accurate experimental database of the high-speed time-domain signal transients of the VLSI interconnects in a wafer level since not only the -parameter measurement technique is very stable but also the pad parasitics with the -parameter technique can be very accurately de-embedded. Thereby the accurate signal integrity analysis and timing verification of today's high-performance VLSI circuits or the next generation VLSI circuits can be achieved.
